






### 电源域

- VCC3V3 — VCC-PE — VCC-PG — VCC-PD — VCC-IO — VCC-TVOUT — LDO-IN
- VCC0V9 — VDD-CORE — VDD-SYS
- LDO1V8 — VCC-RTC — VCC-PLL — VCC-LVDS — VDD18-DRAM — LDOA\_OUT
- VCC1V5 — VCC-DRAM
- AVCC1V8 — AVCC — HPVCC — VCC-TVIN






原理图	Schematic1		更新日期	2024-02-29
图页	电源		创建日期	2024-02-26
绘制		T113网关方案		
审阅				
	版本	尺寸	页	1 共 7
嘉立创EDA		V1.0	A4	嘉立创EDA





原理图	Schematic1		更新日期	2024-02-29
图页	最小系统		创建日期	2024-02-26
绘制			物料编码	
审阅			T113网关方案	
			版本	尺寸
			V1.0	A4
			页	2 共 7
嘉立创EDA			嘉立创EDA	

SPI0\_CS  
 SPI0\_MISO  
 SPI0\_WP  
 SPI0\_HOLD  
 SPI0\_CLK  
 SPI0\_MOSI






SD\_CLK  
 SD\_D0  
 SD\_D1  
 SD\_D2  
 SD\_D3  
 SD\_CMD  
 SD\_DET



原理图	Schematic1		更新日期	2024-02-29
图页	存储		创建日期	2024-02-26
绘制	T113网关方案			
审阅				
	版本	尺寸	页	3 共 7
嘉立创EDA		V1.0	A4	嘉立创EDA




### DEBUG

UART3\_RX  
UART3\_TX




### USB\_OTG

USB0\_DP  
USB0\_DN




### USB\_HOST

USB1\_DN  
USB1\_DP




原理图	Schematic1		更新日期	2024-02-29
图页	USB.Schematic1		创建日期	2024-02-27
绘制				
审阅				
			物料编码	
T113网关方案				
			版本	尺寸
			V1.0	A4
			页	4 共 7
嘉立创EDA			嘉立创EDA	


UART1\_TX  
 UART1\_RX  
 UART1-CTL




UART2\_RX  
 UART2\_CTL  
 UART2\_TX





UART4\_RX  
 UART4\_CTL  
 UART4\_TX



原理图	Schematic1		更新日期	2024-02-29
图页	RS485.Schematic1		创建日期	2024-02-27
绘制	T113网关方案			
审阅				
	版本	尺寸	页	5 共 7
嘉立创EDA		V1.0	A4	嘉立创EDA



原理图	Schematic1		更新日期	2024-02-29
图页	PHY.Schematic1		创建日期	2024-02-27
绘制			物料编码	
审阅			T113网关方案	
	版本	尺寸	页	6 共 7
嘉立创EDA		V1.0	A4	嘉立创EDA



原理图	Schematic1		更新日期	2024-02-29
			创建日期	2024-02-29
图页	P7		物料编码	
绘制	T113网关方案			
审阅				
	版本	尺寸	页	7 共 7
嘉立创EDA		V1.0	A4	嘉立创EDA