


NOTE: An internal weakly pulled low resistor sets this to the default of MII mode.



NOTE: An internal weakly pulled low resistor sets





When in RMII mode, this pin is used for the interrupt function.





PHY RXD3/CLK\_CTL pin is the Hardware strap in RMII Mode.  
REF\_CLK input mode=1  
REF\_CLK output mode=0

NOTE: An internal weakly pulled low resistor sets RXD3/CLK\_CTL to REF\_CLK output mode (default).



PHY Address=01

NOTE: The PHYAD is set to 1, and LED is low effective. The PHYAD is set to 0, and LED is highly effective.



Title		
ShenZhen Corechips Science and Technology Co.,Ltd.		
Size	Document Number	Rev
B	SR8201F	V1.1
Date:	Thursday, January 04, 2018	Sheet 1 of 1