


VERSION HISTORY

Index:

- P01 VERSION HISTORY
- P02 BLOCK DIAGRAM
- P03 POWER TREE
- P04 GPIO ASSIGNMENT
- P05 PMIC
- P06 SOC-SYS
- P07 SOC-GPIO
- P08 LPDDR3
- P09 FLASH
- P10 AUDIO
- P11 USB/T-CARD
- P12 CAMREA
- P13 LCM
- P14 CTP
- P15 KEY/DEBUG
- P16 WIFI+BT
- P17 SENSOR


Revision	Description	Date	Drawn	Checked	Approved
Ver 1.0	Release version	2020-03-12			
Ver 1.1	1、 P03 page , Instructions for modifying Power Tree. 2、 Update A100 symbol,and modify A100 description as A100_A133. 3、 P10 page, Modify the group value of power amplifier feedback resistors R22 and R24 to 100K. 4、 P13 page ,Modify R53 resistance value to 1.8K. 5、 Delete AC101 design,and delet R97/R108. 6、 Delete the description of the camera module about the I2C design.	2020-06-28			

BLOCK



DEFAULT POWER ON
 DEFAULT POWER OFF

AXP707



GPIO ASSIGNMENT

PIN	Define	CFG	Function
PB0	CPUX_TMS	4	DEBUG
PB1	CPUX_TCK	4	
PB2	CPUX_TDO	4	
PB3	CPUX_TDI	4	
PB4		3	GPIO
PB5		3	
PB6		3	
PB7		3	
PB8	LCD-BL-EN	3	DEBUG
PB9	CPUX_TX	2	
PB10	CPUX_RX	2	

PIN	Define	CFG	Function
PE0	MCSI_MCLK	2	CSI
PE1	MCSI_SCK	2	
PE2	MCSI_SDA	2	
PE3			
PE4			
PE5			
PE6	MCSIB_STBY_F	1	
PE7	MCSIB_RST_F	1	
PE8	MCSIA_STBY_R	1	
PE9	MCSIA_RST_R	1	

PIN	Define	CFG	Function
PH0	TWIO_SCK	2	TWI
PH1	TWIO_SDA	2	
PH2	TWI1_SCK	2	
PH3	TWI1_SDA	2	GPIO
PH4	PS-EINT	1	
PH5			
PH6	PA_SHDN	0	
PH7			
PH8	USB0_ID_SOC	0	
PH9	CTP_INT	0	
PH10	CTP_RST	1	
PH11	GS-INT	0	
PH12			
PH13			
PH14			
PH15			
PH16			
PH17			
PH18			
PH19			

PIN	Define	CFG	Function
PC0	NAND_WE/SDC2_DS	2/3	NAND/eMMC
PC1	NAND_ALE/SDC2_RST	2/3	
PC2	NAND_CLE	2	
PC3	NAND_CE1	2	
PC4	NAND_CE0	2	
PC5	NAND_RE/SDC2_CLK	2/3	
PC6	NAND_RB0/SDC2_CMD	2/3	
PC7	NAND_RB1	2	
PC8	NAND_DQ7/SDC2_D3	2/3	
PC9	NAND_DQ6/SDC2_D4	2/3	
PC10	NAND_DQ5/SDC2_D0	2/3	
PC11	NAND_DQ4/SDC2_D5	2/3	
PC12	NAND_DQS	2	
PC13	NAND_DQ3/SDC2_D1	2/3	
PC14	NAND_DQ2/SDC2_D6	2/3	
PC15	NAND_DQ1/SDC2_D2	2/3	
PC16	NAND_DQ0/SDC2_D7	2/3	

PIN	Define	CFG	Function
PF0	SDC0_D1	2	CARD
PF1	SDC0_D0	2	
PF2	SDC0_CLK	2	
PF3	SDC0_CMD	2	
PF4	SDC0_D3	2	
PF5	SDC0_D2	2	
PF6	SDC0_DET	0	

PIN	Define	CFG	Function
PL0	PMU_SCK	2	CPUS
PL1	PMU_SDA	2	
PL2	BT_RST_N	1	
PL3	BT_WAKE_AP	0	
PL4	AP_WAKE_BT	1	
PL5	WL_PMU_EN	1	
PL6	WL_WAKE_AP	0	
PL7	CPUS-TDI	2	
PL8	USB1-DRVVBUS	1	
PL9	EINT-HAL	0	
PL10	KD-EINT	0	
PL11	LED-EN	1	


PIN	Define	CFG	Function
PD0	LCD_D2	2	LCD
PD1	LCD_D3	2	
PD2	LCD_D4	2	
PD3	LCD_D5	2	
PD4	LCD_D6	2	
PD5	LCD_D7	2	
PD6	LCD_D10	2	
PD7	LCD_D11	2	
PD8	LCD_D12	2	
PD9	LCD_D13	2	
PD10			
PD11			
PD12			
PD13			
PD14			
PD15			
PD16			
PD17			
PD18			
PD19			
PD20			
PD21			
PD22	LCD_RST	1	
PD23	LCD_PWM	3	

PIN	Define	CFG	Function
PG0	WL_SDIO_CLK	2	WIFI/BT
PG1	WL_SDIO_CMD	2	
PG2	WL_SDIO_D0	2	
PG3	WL_SDIO_D1	2	
PG4	WL_SDIO_D2	2	
PG5	WL_SDIO_D3	2	
PG6	BT_UART_RX	2	
PG7	BT_UART_TX	2	
PG8	BT_UART_CTS	2	
PG9	BT_UART_RTS	2	
PG10	BT_PCM_CLK	3	
PG11	BT_PCM_SYNC	3	
PG12	BT_PCM_DIN	3	
PG13	BT_PCM_DOUT	3	


SD CARD

- 5,6,11 AP-RESET << AP-RESET
- 6 LRADC << LRADC
- 7 SDC0-D1
- 7 SDC0-D0
- 7 SDC0-CLK
- 7 SDC0-CMD
- 7 SDC0-D3
- 7 SDC0-D2
- 7 SDC0-DE1
- 7 USB0-ID-SOC
- 5,6 USB0-DM
- 5,6 USB0-DP
- 6 USB1-DM
- 6 USB1-DP
- 14 EMAC_DM HOST_DM2
- 14 EMAC_DP HOST_DP2
- 17 ILIM_EN
- 17 USB_EN

NOTE: SDC0-CMD and SDC0-DE1 signals are internally pulled up in the SOC. R64 and R63 can cost down.




KEY



NOTE: Two volume buttons are pressed simultaneously, the voltage value is 0.475V 0.666V 0.900V

UBOOT



DEBUG-UART






UART3





USB

- VCC-CARD I_{MAX}=0.8A
- VCC-I/O I_{MAX}=1mA
- VBUS I_{MAX}=1mA
- VCC-5V I_{MAX}=10mA
- VCC-PL I_{MAX}=1mA
- VCC-I/O I_{MAX}=1mA
- AVCC I_{MAX}=1mA
- VBUS I_{MAX}=2A
- CP1 CON3_2MM
- CP2 CON3_2MM
- CP3 CON3_2MM
- CP6 CON3_2MM



11 EMAC_DM <<< EMAC_DM
 11 EMAC_DP <<< EMAC_DP





Ethernet Interface

Et... Allwinner Technology Co., Ltd

Design Name		(CONNECT TO CHASSIS GND)	
A3		14 CTP	
Date:		Thursday, September 09, 2021	Sheet 14 of 18


(CONNECT TO CH








- 7 WL-PMU-EN << WL-RESETN
- 7 WL-WAKE-AP << WL-WAKE-AP
- 7 BT-WAKE-AP << BT-WAKE-AP
- 7 BT-RST-N << BT-RESETN
- 7 AP-WAKE-BT << AP-WAKE-BT
- 7 BT-PCM-CLK << BT-PCM-CLK
- 7 BT-PCM-SYNC << BT-PCM-SYNC
- 7 BT-UART-TX << BT-UART-TX
- 7 BT-UART-RX << BT-UART-RX
- 7 BT-UART-RTS << BT-UART-RTS
- 7 BT-UART-CTS << BT-UART-CTS
- 7 BT-PCM-DIN << BT-PCM-DIN
- 7 BT-PCM-DOUT << BT-PCM-DOUT
- 6 AP-CK32K-OUT << AP-CK32K0
- 7 VCC-WIFI-PWREN << VCC-WIFI-PWREN

- 7 WL-SDIO-CMD << WL-SDIO-CMD
- 7 WL-SDIO-D0 << WL-SDIO-D0
- 7 WL-SDIO-D1 << WL-SDIO-D1
- 7 WL-SDIO-D2 << WL-SDIO-D2
- 7 WL-SDIO-D3 << WL-SDIO-D3
- 7 WL-SDIO-CLK << WL-SDIO-CLK



5 CLKOUT <<<



NOTE:
Vout=0.6*(1+R6/R7)

- WL-SDIO-D2 C217 NC/33pF/50V C0402
- WL-SDIO-D3 C218 NC/33pF/50V C0402
- WL-SDIO-CMD C219 NC/33pF/50V C0402
- WL-SDIO-CLK C220 NC/33pF/50V C0402
- WL-SDIO-D0 C221 NC/33pF/50V C0402
- WL-SDIO-D1 C222 NC/33pF/50V C0402

R576 0R-5% R0402	WL-RESETN	1	2	BT-WAKE-AP	R0402 0R-5%	R588
R577 0R-5% R0402	WL-WAKE-AP	3	4	AP-WAKE-BT	R0402 0R-5%	R589
R578 0R-5% R0402	WL-SDIO-D2	5	6	BT-UART-CTS	R0402 0R-5%	R590
R579 0R-5% R0402	WL-SDIO-D3	7	8	BT-UART-RX	R0402 0R-5%	R591
R580 0R-5% R0402	WL-SDIO-CMD	9	10	BT-UART-TX	R0402 0R-5%	R592
R581 0R-5% R0402	WL-SDIO-CLK	11	12	BT-UART-RTS	R0402 0R-5%	R593
R582 0R-5% R0402	WL-SDIO-D0	13	14	BT-RESETN	R0402 0R-5%	R594
R583 0R-5% R0402	WL-SDIO-D1	15	16			
	BT-PCM-DIN	17	18			
	BT-PCM-CLK	19	20	CK32K0	R0402 0R-5%	R595
	BT-PCM-DOUT	21	22			
	BT-PCM-SYNC	23	24	VCC-WIFI		
				VCCIO-WIFI		

AllWinner Technology Co., Ltd

Design Name: **A100_A133_B3_AXP707_LPDDR3**

Size: A3 Page Name: **16 WiFi+BT** Rev:

Date: Thursday, September 09, 2021 Sheet: 16 of 18

當使用 AP6335時, D電阻需移除不上件,
#電阻要上件選擇S103.0 (VIO須為1.8V)

